Design Recipes for FPGAs: Using Verilog and VHDL by Wilson, Peter
Peter Wilson is Professor of Electronic Systems Engineering in the Electronic and Electrical Engineering Department at the University of Bath. After obtaining degrees at Heriot-Watt University in Edinburgh he worked as a Senior Design Engineer with Ferranti, Scotland and then as a Technical Specialist for Analogy, Inc. in Oregon, USA. After obtaining his PhD at the University of Southampton, he joined the faculty and was a member of the Academic staff at the University of Southampton from 2002 till 2015 when he moved to the University of Bath. He has published more than 100 papers and 3 books. Peter Wilson is also a Fellow of the IET, Fellow of the British Computer Society, a Chartered Engineer in the UK and a Senior Member of the IEEE.
Jetzt bei Ebay:
![Produktbild - The Designer's Guide to VHDL [With CDROM] by Ashenden, Peter J.; Ashenden](https://i.ebayimg.com/thumbs/images/g/uFIAAOSwTuJYpMCY/s-l140.jpg)
