Low Power Latch Designs in Subthreshold Region | Krishna Gopal Sharma (u. a.)
45,95 €
Low Power Latch Designs in Subthreshold Region. The proposed circuits consist of pass transistor gate logic. Proposed designs are area efficient so useful for portable devices. The proposed designs remarkably reduce power consumption and delay hence reduces power-delay product (PDP).
Jetzt bei Ebay:
